





- 1. With fixed value capacitor C and variable voltage V across it, the energy stored in the capacitor is
  - (A)  $CV^2$
- (B)  $0.5CV^2$
- (C)  $2CV^2$
- (D) CV
- 2. A dc voltage V is applied to a series RL circuit. The steady state current is
  - (A) V/R
- (B) V/L
- (C)  $\frac{V}{\sqrt{R^2 + L^2}}$
- (D) Zero

3. The time-constant of the network shown in the figure is



- (A) CR
- (B) 2CR
- (C)  $\frac{CR}{4}$
- (D)  $\frac{CR}{2}$


4. In the ideal Op-amp circuit shown  $V_0$  is



- $(A) 2V_s$
- (B)  $-2V_s$
- (C)  $3V_s$
- $(D) -3V_s$


- 5. If the unit step response of a system is a unit impulse function, then the transfer function of such a system will be
  - (A) 1
- (B)  $\frac{1}{6}$
- (C) s (D)  $\frac{1}{s^2}$

Three resistors of  $6\Omega$  each are connected as shown in the following figure. The equivalent resistance 6. between  $X_1$  and  $X_2$  is



- $(A) 2\Omega$
- (B)  $4\Omega$
- (C)  $8\Omega$
- (D)  $12\Omega$

The source in the circuit shown is a sinusoidal source. The supply voltages across various elements are 7. marked in the figure. The input voltage is



- (A) 10V
- (B) 5V
- (C) 27V
- (D) 24V

- Laplace transform of  $e^{-at}f(t)$  is 8.

- (A)  $F(s)e^{-at}$  (B) F(s-a) (C) F(s+a) (D)  $\frac{F(s)}{s} + a$



- 9.  $\cos\theta$  can be represented by
  - (A)  $\frac{e^{+i\theta}-e^{-i\theta}}{2}$  (B)  $\frac{e^{i\theta}-e^{-i\theta}}{2i}$  (C)  $\frac{e^{i\theta}+e^{-i\theta}}{2}$  (D)  $\frac{e^{i\theta}+e^{-i\theta}}{2i}$

10. Of the following transfer function of second order linear time-invariant systems, the underdamped system is represented by

(A)  $H(s) = \frac{1}{S^2 + 4S + 4}$ 

(B)  $H(S) = \frac{1}{S^2 + 5S + 4}$ 

(C)  $H(S) = \frac{1}{S^2 + 4.5S + 4}$ 

(D)  $H(S) = \frac{1}{S^2 + 3S + 4}$ 

A differential amplifier has a differential gain of 20,000. CMRR = 80 dB. The common mode gain is 11. given by


- (A) 2
- (B) 1

- (C) 1/2
- (D) 0

12. Two bulbs marked 200 watt – 250 volts and 100 watt-250 volts are joined in series to 250 volt supply. Power consumed in circuits is

- (A) 33 watt
- (B) 67 watt
- (C) 100 watt (D) 300 watt

13. The 6V zener diode shown in the figure, has zero zener resistance and a knee current of 5mA. The minimum value of R so that the voltage across it does not fall below 6V is




- (A) 1.2 k ohms
- (B) 80 ohms
- (C) 50 ohms
- (D) 0 ohms

@ All rights reserved by Thinkcell Learning Solutions Pvt. Ltd. No part of this booklet may be reproduced or utilized in any form without the written permission.



14. A zener diode in the circuit shown in the figure below, has a knee current of 5mA, and a maximum allowed power dissipation of 330 mW. What are the minimum and maximum load currents that can be drawn safely from the circuit, keeping the output voltage V<sub>o</sub> at 6V?




(A) 0mA, 180mA

(B) 5mA, 110mA

(C) 10mA, 55mA

(D) 60mA, 180mA

15. The voltages at  $V_1$  and  $V_2$  of the arrangement shown in the figure will be respectively



(A) 6V and 5.4V


(B) 5.4V and 6V

(C) 3V and 5.4V

(D) 6V and 3V



16. A 24V, 600mW, Zener diode is to be used for providing a 24 V stabilized supply to a variable load. Assume that for proper Zener action, a minimum of 10 mA must flow through the Zener. If the input voltage is 32V. What would be the value of R and the maximum load current?



(A)  $320\Omega, 10mA$ 

(B) 400Ω, 15mA

(C)  $400\Omega$ , 10mA

(D) 320Ω, 15mA

17. A half-adder can be constructed using two 2-input logic gates. One of them is an AND-gate, the other is

- (A) OR
- (B) NAND
- (C) NOR
- (D) Ex-OR

18. For one of the following conditions, clocked J-K flip-flop can be used as DIVIDE BY 2 circuit where the pulse train to be divided is applied at clock input.

- (A) J = 1, K = 1 and the flip-flops should have active HIGH inputs
- (B) J = 1, K = 1 and the flip-flop should have active LOW inputs
- (C) J = 0, K = 0 and the flip-flop should have active HIGH inputs
- (D) J = 1, K = 1 and the flip-flop should be a negative edge triggered one

19. Number of comparators needed to build a 6-bit simultaneous A/D converter is


- (A) 63
- (B) 64
- (C) 7
- (D) 6

© All rights reserved by Thinkcell Learning Solutions Pvt. Ltd. No part of this booklet may be reproduced or utilized in any form without the written permission.



- 20. The A/D converter used in a digital voltmeter could be (1) successive approximation type (2) Flash converter type (3) Dual slope converter type. The correct sequence in the increasing order of their conversion time taken is
  - (A) 1, 2, 3
- (B) 2, 1, 3
- (C) 3, 2, 1
- (D) 3, 1, 2

21. The circuit is a



(A) Monostable MV

(B) Astable MV

(C) Adder

- (D) SR FF
- 22. Which of the following binary number is equal to octal number 66.3
  - (A) 1011101.100

(B) 1101111.111

(C) 1111111.1111

(D) 110110.011

23. The Boolean expression for the output of the logic circuit shown in the figure is



(A)  $Y = AB + \overline{AB} + C$ 

(B)  $Y = \overline{A}\overline{B} + AB + \overline{C}$ 

(C)  $Y = A\overline{B} + \overline{A}B + C$ 

(D)  $Y = AB + \overline{A}B + \overline{C}$ 




**24.** For the identity  $AB + \overline{A}C + BC = AB + \overline{A}C$ , the dual form is

(A) 
$$(A+B)(\overline{A}+C)(B+C)=(A+B)(\overline{A}+C)$$

$$(B) \quad \left(\overline{A} + \overline{B}\right)\!\left(\overline{A} + \overline{C}\right)\!\left(\overline{B} + \overline{C}\right) = \left(\overline{A} + \overline{B}\right)\!\left(A + \overline{C}\right)$$

(C) 
$$(A+B)(\overline{A}+C)(B+C)=(\overline{A}+\overline{B})(A+\overline{C})$$

- (D)  $\overline{A}\overline{B} + A\overline{C} + \overline{B}\overline{C} = \overline{A}\overline{B} + A\overline{C}$
- 25. The logic circuit given below converts a binary code  $Y_1Y_2Y_3$  into



- (A) Excess-3 code
- (C) BCD code

- (B) Gray code
- (D) Hamming code
- 26. A 4 bit presetable UP counter has present input 0101. The present operation takes place as soon as the counter reaches 1111. The modulus of the counter is
  - (A) 5

- (B) 10
- (C) 11
- (D) 15
- 27. A 4-bit synchronous counter uses flip-flops with propagation delay time of 25ns each. The maximum possible time required for change of state
  - (A) 25ns
- (B) 50ns
- (C) 75ns
- (D) 100ns




- **28.** If a counter having 10 FFs is initially at 0, what count will if hold after 2060 pulses
  - (A) 000 000 1100

(B) 000 001 1100

(C) 000 001 1000

(D) 000 000 1110

29. The shift register shown in the given figure is initially loaded with the bit pattern 1010. Subsequently the shift register is clocked, and with each clock pulse the pattern gets shifted by one bit position to the right. With each shift, the bit at the serial input is pushed to the left most position (MSB). After how many clock pulses will the content of the shift register become 1010 again?




(A) 3

(B) 7

- (C) 11
- (D) 15

30. The combinational logic circuit shown in the given figure has an output Q which is




- (A) ABC
- (B) A + B + C
- (C)  $A \oplus B \oplus C$
- (D) A.B+C



- 31. A sampled-and-hold (S/H) circuit, having a holding capacitor of 0.1nF, is used at the input of an ADC (analog-to-digital converter). The conversion time of the ADC is 1µsec, and during this time, the capacitor should not lose more than 0.5% of the charge put across it during the sampling time. The maximum value of the input signal to the S/H circuit is 5V. The leakage current of the S/H circuit should be less than
  - (A) 2.5mA
- (B) 0.25mA
- (C)  $25.0\mu A$
- (D)  $2.5\mu A$

32. Determine the output voltage of a network shown in figure if the digital input is 1011



- (A) -3.875V
- (B) -4.875V
- (C) -5.875V (D) -6.875V
- 33. A memory system of size 16K bytes is required to be designed using memory chips, which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is
  - (A) 2

- (C) 8

- 34. In time division multiplexing
  - (A) Time is doubled between bits of a byte
  - (B) Time slicing at CPU level takes place
  - (C) Total time available in the channel is divided between several users and each users is allotted a time slice
  - (D) None of the above

G	GATEFORUM Engineering Success	<b>E</b> (	C-ISRO-2007		www.gateforumonline.com				
35.	When a program	n is being executed in a	n 8085 micropr	ocessor, its Progr	am Counter contains				
	(A) The number	er of instructions in the	current progran	that have already	y been executed				
	(B) The total n	umber of instructions in	the program b	eing executed					
	(C) The memor	ry address of the instruc	ction that is bein	ng currently execu	ited				
	(D) The memory address of the instruction that is to be executed next								
36.	The sum S of A and B in a half Adder can be implemented by using K NAND gates. The value of K is								
	(A) 3	(B) 4	(C)	5	(D) None of these				
37.	VSWR of a tran	nsmission line is always							
	(A) Less than u	ınity	(B)	Greater than uni	ty				
	(C) Zero		(D)	infinity					
38.	Wave guide acts								
	(A) High pass t			Low pass filter					
	(C) All pass fil	ter	(D)	Band reject filer					
					<del></del>				
20	TDI 1	4 C 100 MII 1		,.					
39.		th of a 100 MHz elected relative permittivity $\varepsilon_r$ =		ave propagating	through a perfect non magnetic				
	(A) 3 mtrs	(B) 3 cms		100 cms	(D) 10 cms				
	(A) 3 mus	(B) 5 cms	(C)	100 cms	(D) TO CHIS				
		<del></del>							
40.	TEM mode exis	ets in							
40.	(A) A circular		(B)	A rectangular wa	ave quide				
	(C) A co-axial	_		None of the tran					
	(C) TI CO UNIUI	Cucio	(D)	Tione of the truli	omission mics				



## | EC-ISRO-2007 |

www.gateforumonline.com

41.	The signal received from a circularly polarized signal by an antenna with linear polarization compared to the signal received by same circularly polarized antenna will be							
	(A) Maximum	(B) Zero	(C) 3 dB less	(D)	3 dB more			
42.	When the antenna di	ameter is doubled, the	gain of the antenna					
72.	(A) Reduces by half		(B) Increases by 3	dB				
	(C) Reduces by 3 dl	В	(D) Increases by 6	dB				
43.	Intrinsic impedance	of free space is given a	ns					
	(A) 75Ω	(B) 73Ω	(C) 377Ω	(D)	300Ω			
44.	Mark the incorrect re							
	(A) D=εE	(B) B=μH	(C) J=σE		B=μD			
45.	If the PRF is 1200 and the pulse width is 1.5µs, the duty cycle will be							
	(A) 12.5 percent		(B) 8 percent					
	(C) 0.18 percent		(D) 0.12 percent					
46.	When VSWR is 3, re	eflection coefficient is:						
	(A) $\frac{1}{2}$	(B) 1	(C) 0	(D)	$\frac{1}{4}$			
47.	Which transmission line is ideal for handling high power?							
	(A) Coaxial line		(B) Microstrip					
	(C) Strip line		(D) Rectangular w	aveguid	e			



48. Noise figure is defined as

(A) 
$$F = \frac{S_i/N_i}{S_0/N_0}$$

(B) 
$$F = \frac{S_0/N_0}{S_i/N_i}$$

(C) 
$$F = \frac{S_0/N_0}{\sqrt{S_i/N_i}}$$

(D) 
$$F = \frac{S_i/N_i}{\sqrt{S_0/N_0}}$$

49. Capture effect is a characteristic of

- (A) AM system (B) FM system (C) PCM system (D) TDM system
- **50.** In a band limited channel higher bit rate can be transmitted with

(A) BPSK

(B) QPSK

(C) FM

- (D) FSK
- 51. In a transmission line terminated with a load equal to the characteristic impedance, the reflection coefficient is

(A) Zero

(B) +1

(C) −1

(D) Infinity

52. Poynting vector  $P = E \times H$  has the unit

(A) Watts/metre<sup>2</sup>

(B) Watts/metre

(C) Watts-metre

- (D) Watts-metre<sup>2</sup>
- 53. If 1 watt of RF power is fed to a directional coupler having 30dB coupling, the power available at the coupled port is

(A)  $\frac{1}{3}$ w (B)  $\frac{1}{10}$ w (C)  $\frac{1}{100}$ w (D)  $\frac{1}{1000}$ w

- 54. The following demodulator scheme requires least  $\frac{E_b}{N_0}$ 
  - (A) BPSK
- (B) FSK
- (C) ASK
- (D) QAM
- 55. The channel capacity under the Gaussian noise environment for a discrete memory less channel with a bandwidth of 4 MHz and SNR of 31 is
  - (A) 20 Mbps
- (B) 4 Mbps
- (C) 8 Kbps
- (D) 4 kbps

- **56.** Satellite channel can be attributed
  - (A) Only bandwidth limited

- (B) Only power limited
- (C) Both bandwidth & power limited
- (D) None of the above
- 57. A unit vector perpendicular to the vectors  $\hat{a} = 2i 3j + k$  and  $\hat{b} = i + j 2k$ , is
  - (A)  $\frac{1}{\sqrt{3}}(-i+j+k)$

(B)  $\frac{1}{\sqrt{3}}(i+j-k)$ 

(C)  $\frac{1}{\sqrt{3}}(i+j+k)$ 

- (D) (i+j+k)
- 58. The region of the z plane for which  $\left| \frac{z-a}{z+a} \right| = 1 \left( \text{Re } a \neq 0 \right)$  is
  - (A) x-axis

(B) y-axis

(C) The straight line z = |a|

- (D) None of the above
- 59. If  $\alpha, \beta, \gamma$  are the roots of equations  $x^3 + px^2 + qx + p = 0$ ,

Then the value of  $\tan^{-1} \alpha + \tan^{-1} \beta + \tan^{-1} \gamma$  is

- (A)  $\frac{n\pi}{2}$
- (B) nπ
- (C) 2nπ
- (D)  $\frac{n\pi}{4}$

© All rights reserved by Thinkcell Learning Solutions Pvt. Ltd. No part of this booklet may be reproduced or utilized in any form without the written permission.



- $\begin{vmatrix} 1 & a & b+c \end{vmatrix}$ The value of the determinant  $\begin{vmatrix} 1 & b & c+a \end{vmatrix}$  is **60.** 
  - (A) 0

- (B) 1 (C) (a+b+c) (D) 3

- The value of  $\int_{0}^{1} \int_{0}^{1} \frac{dxdy}{(1-x^2)(1-y^2)} is$ 61.

- Solution of  $(D^2 + 16)y = \cos 4x$ , is **62.** 
  - (A)  $y = A\cos 4x + B\sin 4x + \frac{1}{8}\cos 4x$
- (B)  $y = A\cos 4x + B\sin 4x + \frac{x}{8}\sin 4x$
- (C)  $y = A\cos 4x + B\sin 4x + \frac{1}{8}\sin 4x$
- (D)  $y = A\cos 4x + B\sin 4x + \frac{x}{2}\cos 4x$
- Laplace transform of  $t^2 + 2t + 3$  is 63.
  - (A)  $\frac{-2}{s^3} \frac{2}{s^2} \frac{3}{s}$

(B)  $\frac{2}{s^3} + \frac{2}{s^2} - \frac{3}{s}$ 

(C)  $\frac{2}{s^3} + \frac{2}{s^2} + \frac{3}{s}$ 

- (D)  $\frac{-2}{s^3} + \frac{2}{s^2} \frac{3}{s}$
- 64. Equation of a straight line pass through the point (-1, 2) and making equal intercepts on the axes is
  - $(A) \quad x y = 1$
- (B) x-2y=1
- (C) x + y = 1
- (D) x y = 2

- 65. A bag contains eight white and six red marbles. The probability of drawing two marbles of same colour

- (A)  $\frac{8c_2.6c_2}{14c_2}$  (B)  $\frac{8c_2}{14c_2} + \frac{6c_2}{14c_2}$  (C)  $\frac{8c_2.6c_2}{14c_2.14c_2}$  (D)  $\frac{8c_2}{14c_2} + \frac{6c_2}{12c_2}$
- The Algebraic multiplicity of the matrix  $A = \begin{bmatrix} 0 & 0 & 1 \end{bmatrix}$  is **66.** 
  - (A) 1

(B) 2

- (C) 3
- (D) 4

- **67.** The impedance of an inductive reactance varies
  - (A) Linearly with frequency
  - (B) Parabolically with frequency
  - (C) Exponential with frequency
  - (D) Linearly with frequency in an increasing manner
- 68. Two resistance R<sub>1</sub> and R<sub>2</sub> give combined resistance of 4.5 ohms when in series and 1 ohm when in parallel. The resistances are
  - (A) 3 ohms and 6 ohms

(B) 3 ohms and 9 ohms

(C) 1.5 ohms and 3 ohms

- (D) 1.5 ohms and 0.5 ohms
- 69. Which of the following bulbs will have the least resistance?
  - (A) 220V, 60W


(B) 220V, 100W

(C) 115V, 60W

- (D) 115V, 100W
- **70.** A resistance of 5 ohms is further drawn so that its length becomes double. Its resistance will now be
  - (A)  $5\Omega$
- (B)  $7.5\Omega$
- (C)  $10\Omega$
- (D)  $20\Omega$

- 71. The power rating of a  $470\Omega$  resistor carrying a current of 40mA should be
  - (A) 1/4W
- (B) 1/2W
- (C) 2W
- (D) 1W

72. Equivalent resistance between X and Y is



- (A)  $75\Omega$
- (B)  $50\Omega$
- (C)  $275\Omega$  (D) None of these
- The open-circuit emf of a storage cell is 2.2 volts. The terminal voltage measured when the current is 73. 12A found to be 1.98 volts. The internal resistance of the cell is
  - (A) 0.00183 ohm
- (B) 0.0183 ohm
- (C) 0.183 ohm (D) 1.83 ohm
- 74. A capacitor passes a current of 12.6 mA when supplied with 20V ac with a frequency of 1 kHz. The capacitance of the capacitor is
  - (A)  $0.1 \mu F$
- (B) 0.1pF
- (C)  $1\mu F$  (D) 1F

- 75. The system response can be tested better with
  - (A) Sinusoidal input signal

(B) Unit impulse input signal

(C) Ramp input signal

- (D) Exponentially decaying signal
- **76.** In an ideal op-amp the output impedance is
  - (A) 50 ohm
- (B) 100 ohm (C) infinite (D) zero



## | EC-ISRO-2007 |

www.gateforumonline.com

77.	What will be dB gain for an increase of	of power level from 13 to 26W					
	(A) 1 (B) 2	(C) 8 (D) 3					
<b>78.</b>	The oscillator with the best frequency stability and accuracy is						
	(A) Hartley oscillator	(B) Colpitts Oscillator	(B) Colpitts Oscillator				
	(C) Tickler feedback oscillator	(D) Crystal controlled oscillator					
<b>79.</b>	The desirable properties of transformer core material are						
	(A) Low permeability and low hysteresis loss						
	(B) High permeability and low hyster	resis loss					
	(C) The desirable properties of transformer core material are						
	(D) Low permeability and high hysteresis loss						
80.	The quality factor of series R-L-C circuit will increase if						
	(A) R decreases	(B) R increases					
	(C) Voltage increases	(D) Voltage decreases					